The possibility to design a silicon photomultiplier (SiPM) using standard CMOS processes represents the frontier of current low photon flux detectors. It allows an integrated development of both sensor and intelligent read-out electronics on the same technology line and enables to create intelligent devices with on-chip signal processing. We report the design and characterization of an SiPM composed of 20 × 20 microcells with size 50 × 50 μm 2 . The device exhibits 200-kHz/mm 2 dark rate, 10% cross talk probability, 1.5% afterpulsing probability, and 5.35 × 10 6 intrinsic gain at 29-V operational voltage. It is obtained at a 0.35-μm CMOS technology node, which is compatible with the development of integrated electronics. In order to verify the potential application of the device to optical and radiation detection systems, we measure its photon detection efficiency and its response to LED light and scintillation light from an LySO crystal.
I. INTRODUCTION
The development of the silicon photomultiplier (SiPM) within standard CMOS technology represents the ultimate frontier in the field of low photon flux devices with an impact on nuclear medicine, high energy physics techniques and beyond [1] . In the last few years several SiPM detection structures obtained in CMOS technology nodes were analysed, with a wide impact on the design of advanced digital imagers and innovative detection concepts for light and charged particles [2] - [6] . This possibility, in fact, allows the combined integration of sensor and readout electronics on chip [7] - [10] . For example, the 0.35 μm CMOS technology node was used for the synchronous detection of single photons using an array of 60 × 48 single photon avalanche diodes operated in Geiger mode [11] .
Several tests of SiPM and SiPM-like detection structures were reported in the literature using 0.8 μm [12] - [20] , 0.7 μm [21] , 0.5 μm [6] , [22] , 0.18 μm [1] , [23] , [24] , 0.15 μm [25] , 0.13 μm [26] - [31] , 0.09 μm [32] , [33] CMOS processes. A first problem encountered in such devices is a large dark noise rate, due to either shallow trench isolation or higher doping concentration of the standard CMOS wells. By way of example, SiPMs developed at the 0.8 μm CMOS exhibit a dark noise rate ranging from 3 × 10 3 KHz/mm 2 to 3 × 10 6 KHz/mm 2 [19] , [20] . Similarly, SiPMs developed at 0.18 nm CMOS node exhibit a dark noise rate as large as 20×10 3 kHz/mm 2 [1] , [2] . A second problem to be addressed is the lower photon detection efficiency due to additional isolation layers covering the sensitive window of the detection structures. Photon detection efficiency at 420 nm ranging from 4% to 15% was obtained at 0.18 μm and 0.5 μm CMOS technology nodes [1] , [22] . The obtained performance is not satisfactory, in comparison with the mature commercially available SiPMs obtained in custom-technology lines [34] .
It was shown that the 0.35 μm technology node offers a good platform for the development of SiPM-like structures [11] , [35] - [44] . An enlarged set of masks was prepared in this technology node, in order to allow the overlap between highly-doped and lowly-doped regions and to tune the doping profiles of the standard CMOS wells. In [9] a SiPM was developed with 16 × 16 rectangular cells displaced with a pitch of 58 μm. The sensor exhibits an improved dark rate of 700 kHz/mm 2 and a photon detection efficiency of 34% at 420 nm.
In this paper we present a SiPM, fabricated in a 0.35 μm CMOS technology. Compared to devices designed in more scaled technologies, the developed SiPM reaches 100× better dark rate and 2-5× better photon detection efficiency. Compared to devices designed in similar technology, the developed sensor reaches 3× better dark rate and 2× better inter-pixel cross-talk. The overall performance is comparable with SiPMs obtained with custom-technology processes.
As the used 0.35 μm CMOS process is compatible with standard CMOS electronics, the results presented in this paper open the possibility of an integrated development of SiPM and electronics on the same chip within this production line.
II. DEVICE FABRICATION
The 0.35 μm technology process used in this paper is an advanced mixed-signals CMOS process providing 4 metal layers, two polysilicon layers, high resistance polysilicon and two types of transistor gates (3.3 V and 5 V). No dedicated OPTO process is implemented. We are currently developing an optimized anti reflective coating (ARC) process, which, however, is not used in the present study.
The cross-section of a sensitive cell of the proposed SiPM is shown on Fig. 1 . A p + /nwell junction is obtained with a n-enrichment implantation in the standard CMOS n-well. Light-doped p-type guard rings are used to prevent localized breakdown at the edges of the diode. The size of a sensitive cell is 50 × 50μm 2 . We developed an array of 20 × 20 of such sensitive cells, with common anode and cathode, within a common n-well realized in a p-doped substrate.
When a photon or a thermally generated electron initiates an avalanche in one of the sensitive cells, a quenching mechanism is needed. We use a 220 k passive quenching resistor realized with a high resistance polysilicon process. The resistor is integrated at the corner of each sensitive cell and has a width and length of 1 μm and 58 μm respectively.
In order to verify the design, based on the study [45] , we performed a simulation with the Synopsis Sentaurus TCAD suite using the proprietary process calibration data. The simulated electric field profile through the center of the microcell at the reverse bias of 30 V is shown on Fig. 2 . The depletion region corresponding to the main reverse-biased p-n junction extends approximately from a depth of 0.188 μm to a depth of 1.84 μm. When an electron/hole pair is produced in this region due to photon detection or thermal excitation, a signal is produced through avalanche breakdown process. The electric field has a maximum of approximately 5.572×10 5 V/cm at a depth of 0.330 μm. This value is compatible with similar devices developed at the 0.35 μm scale and working in avalanche breakdown mode [11] , [35] - [44] . A second structure is visible in the electric field profile at a depth of approximately 5 μm with a maximal strength of 3 × 10 3 V/cm. It corresponds to the secondary p-n junction created between the n-well and the p-substrate. We observe that the electric field strength in the secondary p-n junction region is kept far from the breakdown condition and is well separated from the main reversed p-n junction at the operational voltage [46] .
III. DEVICE CHARACTERIZATION
Two series of measurements have been carried out for the SiPM sensor prototype: a static and a dynamic characterization, including noise and light response studies. The benchmarking of the experimental results needs to follow a twofold approach. On the one hand it is necessary to benchmark against devices obtained at different CMOS technology scales. This first comparison allows us to justify the choice of the CMOS process. On the other hand it is necessary to benchmark against other experimental attempts to use similar CMOS processes at the same scale. This second comparison allows us to understand how the design proposed in this paper performs with respect to other available ones.
All following measurements are performed at a room temperature of 25 • . We evaluate the static current-voltage characteristics of the SiPM in dark condition using a Keithley 2636A source meter that obtains measurements of the current of the device in reverse bias mode. As reported on Fig. 3 , the initial dark current is at a level of 10 −5 μA and rises abruptly up to 10 −2 μA at the breakdown voltage of approximately 25.8 V. After that, the current is limited by the quenching resistor. At higher voltages above approximately 33 V there is a punch between the space charge regions of the upper VOLUME 6, 2018 75 main (p+/nwell) and lower secondary (n-well/p-substrate) p-n junction with a consequent introduction of higher leakage current. The device may be operated in the range 26 V-33 V. These results answer the expectations from previous studies. Breakdown voltages in the range from 18.9 V to 27.5 V are in fact obtained in similar 0.35 μm CMOS technology nodes [9] , [11] , [38] . Smaller scale CMOS processes report usually smaller breakdown voltages. By way of example, a breakdown voltage of 12 V was obtained at the 0.18 μm [1] , [2] CMOS node. This value depends on the high doping concentration of the standard CMOS wells at small scales, which ranges from 2 × 10 17 cm −3 to 5 × 10 17 cm −3 .
The dynamic characterization of the SiPM in dark condition consists of the measurement of dark count rate, cross talk and afterpulsing probability. The voltage amplitude of the signal of the SiPM is measured on a 50 load resistor and amplified of a factor 10 with a voltage amplifier [47] . The signal is sent to a threshold discriminator (CAEN N844). The number of pulses above threshold are registered within a 1 s observation time window. The measured dependence of the dark count rate versus signal amplitude is shown on Fig. 4a at a bias voltage ranging from 27 V to 29 V. We observe a series of plateaux with decreasing population. The first one corresponds to the level of electronic noise, the second one to a single dark rate pulse due to thermal excitation, the n th one to n-1 coincident pulses from independent cells within the observation time window. The dark rate at a threshold of 0.5 dark pulse amplitude ranges from approximately 90 kHz/mm 2 at 27 V to 200 kHz/mm 2 at 30 V.
A typical feature of SiPMs manufactured in CMOS technology is an higher dark rate with respect to customtechnology SiPMs, due to either STI or higher doping concentration. An increase of the dark count rate was observed, for example, in the study at 0.35 μm and 0.09 μm CMOS technology node [33] , [36] . Dark rate values as high as 20 × 10 3 kHz/mm 2 were observed at the 180 nm CMOS technology node [1] , [2] . The dark rate obtained in this paper is two order of magnitudes lower than at smaller CMOS scales. Furthermore, it is three times lower than in a SiPM obtained with a similar 0.35 μm CMOS process [9] .
The optical and electrical cross-talk can be estimated in Fig. 4a as the ratio of the amplitudes of the first and second plateaux population in the range from 2% at 27 V to 10% at 29 V. On Fig. 4b we show the distribution of the distance between consecutive dark pulses observed within a time window of 40 μs at a bias of 29 V. The data are fitted with two exponentials with decay time 100 ns and 5.9 μs corresponding respectively to the after-pulse and dark rate. The after-pulse probability at 29 V is estimated from the ratio of the two contributions as approximately 1.5%.
Cross-talk values ranging from 2% to 40% were reported in studies at 0.180 μm [1] , [2] and 0.35 μm [11] , [38] . This value depends on the pitch of the sensors array and on the presence of optical isolation trenches between pixels. The cross-talk probability obtained in this study is two times lower than in a SiPM obtained with a similar 0.35 μm CMOS process [9] . Moreover, the after-pulse probability reaches low values competitive with custom-technology-SiPMs [34] .
The static characterization of the device in illumination condition corresponds to the measurement of the photon detection efficiency (PDE). It is important to measure the effective PDE and to exclude the contribution of cross talk and afterpulsing, which would cause an overestimation of detection efficiency. Following the method proposed in [9] , we measured first the quantum efficiency (QE), including the avalanche probability, of a single sensitive cell produced 76 VOLUME 6, 2018 PDE values ranging from 1.3% to 25% were measured for SiPMs designed at 0.18 μm [1] , [2] , 0.35 μm [38] and 0.8 μm [20] . The PDE of the manufactured device is thus better than what reported in other CMOS technologies and is compatible with SiPMs obtained with a similar 0.35 μm CMOS process [9] .
The dynamic characterization of the SiPM in illumination condition is performed by using a 550 nm LED, driven by a Keysight 81133A pulse pattern generator. A pulse width of 10 ns is chosen, approximately ten times less than the recovery time of the SiPM. The light pulses are delivered to the operation position in the light protected area by an optical fiber. The SiPM and the light source are kept at a relative distance of 1 cm, with an alignment precision of 0.1 mm. The charge of the signal is measured within an integration gate of 100 ns using the CAEN V1180 QDC VME module. 6a shows the detected photon flux spectrum when the device is reverse-biased at 29 V. On the x-axis the measured charge is divided by the electron charge and the gain, in order to represent the number of detected photons. The histogram consists of high resolved peaks correspondent to the number of detected photons. Each avalanche pixel detects one photon and provides as output the standard signal correspondent to a single photon. The common output of the SiPM is the analog sum of the signals from each avalanche pixel. In this condition, the first peak corresponds to 0 detected photons (electronic noise pedestal), the second one corresponds to 1 detected photon, the (n + 1) th one to n detected photons. The distance between the peaks corresponds to the gain of the SiPM, which is estimated as 5.35 × 10 6 at 29 V. The measured gain of the device is consistent with the typical value reported for SiPMs manufactured both with CMOS and with custom processes [2] , [34] .
Finally, we couple the device with a 1×1×15 mm 3 LySO crystal, which emits visible light with a peak wavelength of 420 nm. The crystal is wrapped with teflon. No optical coupling is used between the crystal and the sensitive area of the SiPM. A 22 Na source is placed in front of the crystal. The optical alignment between crystal, sensor and source has a precision of 0.1 mm. The SiPM is biased at 29 V. The voltage amplitude of the signal of the SiPM is measured on a 50 load resistor without any further amplification. The charge of the signal is measured within an integration VOLUME 6, 2018 77
gate of 100 ns, opened in self-triggering mode, using the CAEN V1180 QDC VME module. The measured spectrum is shown on Fig. 6b . On the x-axis the measured charge is divided by the electron charge and the gain, in order to represent the number of detected photons. The spectrum exhibits the typical features of the detection in the crystal of the 511 keV γ -ray from the β + decay of 22 Na, i.e., the backscatter peak at approximately 50 detected scintillation photons, the Compton shoulder at approximately 120 detected scintillation photons and the photo-electric peak at 190 detected scintillation photons. As the device developed here has only 400 cells, we observe an approximate saturation level of 40% at the photoelectric peak.
IV. CONCLUSION
The proposed SiPM has an operational voltage that is comparable to similar devices obtained at 0.35 μm CMOS technology node and with custom-technologies [11] , [34] - [44] .
In comparison with other 0.35 μm and smaller scale CMOS technology designs, we obtain better performances in terms of dark rate, afterpulsing and photon electron efficiency.
The results are compatible with mature custom-technology SiPMs, although the absence of the isolation trenches causes an higher crosstalk probability [48] . The dynamic characterization of the SiPM shows an excellent separation of the detection of multiple photons. The peak photon detection efficiency in the 410 nm -450 nm visible light range allows to read out the scintillation light of fast scintillators and to apply the device to a large number of radiation detection applications.
We are currently performing large scale fabrication and tests, in order to verify the spread of the sensor performances within a single as well as multiple wafers.
The next step of this study is the realization of devices with larger size and higher number of sensing cells in order to overcome saturation effects. The 0.35 μm technology line and the sensor design, in fact, are mature for the development of integrated electronics to the aim of a digital device. 
